Load Google Translate I am planning to implement USB 3.0 interface for Altera Cyclone III FPGA board. The need for USB 3.0 came from more speed requirements. SuperSpeed USB 3.0 supports a maximum data rate of 4.8 gigabits per second offering 10x performance increase over Hi-Speed USB (USB 2.0).
Comparison of USB 3.0 to USB 2.0
Features | USB 3.0 | USB 2.0 |
Speed | Upto 4.8 Gb/s | upto 480 Mb/s |
Signaling | Dual-simplex four wire differential signaling | Two wire differential signaling |
Data flow | Full duplex | Half duplex |
Power Management | Multi-level which supports idle, sleep, and suspend | Port-level that has two levels of entry/exit latency |
Cable types | Shielded differential pair (SDP) | Unshielded twisted pair (UTP) |
Cable Wires | 8 total | 4 total |
Traffic Flow | Asynchronous | Polled |
Packet Traffic | Explicitly routed | Broadcast to all devices |
What functional block and peripheral devices should be required in the Cyclone FPGA board design to implement SuperSpeed USB 3.0 interface ?Any suggestions/comments will be much appreciated.
Hi Anil,
When considering the Cyclone III FPGA, what is the most important feature to you?
like I/O pins,high perfomance, low power, memory, low cost, please specify if any other....
in this development are you considering Cyclone IV FPGA also?
regards
suresh
you can refer this link where a top level architecture is shown -
Check out the tutorial video at: http://vimeo.com/26366020
© 2009 Premier Farnell plc. All Rights Reserved
Premier Farnell plc, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE