Version 5
    ARM Overview.pngknode.pngARM Dev Kits.png

    ARM.jpg

     

     

    ARM9 Overview

     

    The ARM9™ processor family enables single processor solutions for microcontroller, DSP and Java applications, offering savings in chip area and complexity, power consumption, and time-to-market. The ARM9 DSP-enhanced processors are well suited for applications requiring a mix of DSP and microcontroller performance. The ARM9 processor family includes ARM926EJ-S™, ARM946E-S™ and ARM968E-S™ processors.

     

    arm9Sidebar1.jpg

     

    Cost Effective

    From a single design to perpetual ownership

    • Processors are available to license in a number of forms
    • Available as per-use, multi-year term, and perpetual use licenses
    • Also available as hard-macros to reduce time-to-market and design risks

     

     

    Ecosystem

    • Broadest ecosystem of compilers, debuggers and RTOS tools in the industry
    • Plentiful design services partners to aid in design task
    • Large variety of third party IP available to integrate with processors.

     

    ARM9 Family Technical Features

    • Supports both ARM and Thumb® instruction sets 
    • Harvard architecture - Separate Instruction & Data memory interfaces 
    • 31 x 32-bit registers 
    • 32-bit ALU & barrel shifter
    • Enhanced 32-bit MAC block 
    • CoreSight™ ETM9 interface for enhanced debugging and trace

     

    Memory Controller

    • Memory operations are controlled by the MMU or MPU 
    • MMU provides 
    • MPU enables 
    • Write buffers

     

    DSP Enhancements

    • Single cycle 32x16 multiplier implementation
    • New 32x16 and 16x16 multiply instructions 
    • Efficient fractional saturating arithmetic 
    • Count leading zeros instruction

     

    Flexible Cache Design

    • Harvard cache architecture 
    • Sizes can be 4 KB to 128 KB increasing in powers of 2 
    • I & D Caches can have independent sizes 
    • Line length fixed at 8 words 
    • Fixed 4 way set association 
    • Zero wait state accesses 
    • Critical word first cache line fill
    • Non blocking 
    • Virtually addressed

     

    Flexible TCM design

    • Harvard organization
    • Sizes can be 0 KB, or 4 KB to 1 MB increasing in powers of two
    • Can have independent sizes
    • Can be RAM or ROM
    • Wait states permitted 
    • Dual banked TCM on ARM968 
    • Physically addressed

     

    Applications

    • Consumer: Smartphones, PDA, Set top box, PMP, Electronic toys, Digital still cameras, Digital video cameras etc
    • Networking: Wireless LAN, 802.11, Bluetooth, Firewire, SCSI, 2.5G/3G Baseband etc
    • Automotive: Power train, ABS, Body systems, Navigation, Infotainment etc
    • Embedded: USB controllers,bluetooth controllers, medical scanners etc
    • Storage: HDD controllers, solid state drives etc

     


    ARM Overview.pngknode.pngARM Dev Kits.png