Version 24
    MCU/MPU/DSP > Development Platforms & Kits > Primary Platforms >
    LOGI-EDU Package for the LOGI-PI - FPGA HDL Educational Pathway
    Downloads
    Applications Library
    Sample code
    Schematics / Layout files
    Source Code
    Technical Docs

    Overview

    The LOGi-EDU package is an expansion board for the LOGi-Pi FPGA board. The LOGi-EDU serves as an educational pathway to allow FPGA beginners to easily learn and implement basics of FPGAs and HDL design. The educational path walks beginners through the basic steps of FPGA design by using examples from the book “FPGA Prototyping By Verilog Examples” or “FPGA Prototyping By VHDL Examples”. The examples can be run by using the add-on EDU expansion module that supports the book examples and applications. Using these examples allows the user to quickly get up to speed with the basics of FPGA design and allows the user to migrate to designing and working on and designing greater complexity FPGA applications.

    There are many FPGA resources that do not give all of the information needed, or omit some of the relevant information required to fully understand the basic and advanced topics of developing FPGA designs. The Pong Chu books chosen contain the crucial concepts of FPGA design in a practical and concise way that will get the reader up and running in an efficient manner.

    The LOGi-EDU was designed to be used after you are done with the educational content. Some extra peripherals have been added to make it a well rounded board for many types of general purpose projects.

     

     

    Features

    • 4x Seven Segment Character display
    • 9 bit VGA video output
    • 2x PS/2 peripheral ports
    • 2x PWM or delta sigma audio outputs
    • 2x NES (Nintendo original) controllers
    • 2x Servo connectors
    • Breadboard area utilizing 10 shared IO pins for general purpose use

    Ships With

    • LOGI-EDU Board
    • 2x1" spacers
    • 2x4-40 or M3 screws

    FAQs

    +
    -
    How can I power the LOGI-EDU-2 add on board when connecting external servo motors?
    The LOGI EDU-2 contains two servo headers which can be used for experimentation and control of the external servo motors. In order to power these headers the user should connect an external power supply to the EXT PWR header. 5V is a recommended voltage to use.
    +
    -
    How to interface LOGI-EDU-2 with the Raspberry Pi?
    Please refer to the link below, it explains interfacing -
    http://valentfx.com/wiki/index.php?title=LOGI-EDU-Quick-Start-Guide.
    +
    -
    How can I transfer the synthesized bitfiles to the LOGI Board ?
    After synthesizing your own HDL projects for the LOGI-Pi you will need to move the bitfiles to the Raspberry Pi to be then loaded onto the FPGA. The most direct method of transferring the bitfile is to use an SCP client connected from your host PC to the Raspberry Pi.
    For more information, we suggest refering to the link-
    http://valentfx.com/wiki/index.php?title=LOGI_Guide_-_Your_First_Project_using_Xilinx_ISE#Moving_your_synthesized_bitfiles_to_your_LOGI_Board.
    +
    -
    What precautions should I have to take to supply 5V to PS2 ports
    If supplying 5V to the PS/2 ports of LOGI EDU-2, special care should be taken to ensure that the FPGA IO pins are safeguarded against excess voltages. In order to switch the higher external voltage to the PS/2 ports requires that the PS/2 jumper voltage select be switched to 5V.
    +
    -
    How to run LOGI Apps on the Raspberry Pi and LOGI-Pi
    Please refer below link, it explains how to run Logi-Apps on the Raspberry Pi and the LOGI-Pi -
    http://valentfx.com/wiki/index.php?title=LOGI_-_Apps_-_Project
    +
    -
    Can the Logi-Pi be fitted to all models of Raspeberry Pi ?
    LOGI-Pi is best suited to the RasPi Model A/B rev 2.0 PCB which has alignment holes in the same positions as LOGI-Pi mounting holes, so that you can screw the two boards together with nylon standoffs and screws (provided).
    LOGI-Pi could also plug onto a RasPi Model B Expansion header J8, but do please note that the RasPi B mounting holes are not compatible with LOGI-Pi.
    +
    -
    How do you transfer the synthesized bitfiles to your LOGI Board ?
    After synthesizing your own HDL projects for the LOGI-Pi the you will need to move the bitfiles to the Raspberry Pi to be then loaded onto the FPGA. The most direct method of transferring the bitfile is to use an SCP client connected from your host PC to the Raspberry Pi.
    For more information, we suggest refering to the link-
    http://valentfx.com/wiki/index.php?title=LOGI_Guide_-_Your_First_Project_using_Xilinx_ISE#Moving_your_synthesized_bitfiles_to_your_LOGI_Board.
    +
    -
    Does the SATA style connector in LOGI-Bone board support the SATA protocol?
    The actual SATA protocol is not supported, the SATA style connector is used in this case just as a high bandwidth LVDS module interface.
    +
    -
    What are the different ways to write a bitstream to LOGI-Pi’s FPGA ?
    There are three ways to write a bitstream to LOGI-Pi’s FPGA. By default, RasPi writes the bitstream by running 'logi_loader', which uses SPI to transfer the bitstream’s data bits and some GPIO pins for various FPGA control signals that don’t need to be fast. Xilinx calls this 'Slave Serial mode' since an external master (in this case RasPi) is treating the FPGA as a slave device.
    You can modify LOGI-Pi to configure itself from a serial Flash chip that’s included on the board. This is called 'Master Serial/SPI mod'e because the FPGA is in control of its own configuration.
    You can also use JTAG to configure the FPGA if you solder a 6-pin header onto LOGI-Pi. JTAG can overwrite the bitstream configured by either of the other two modes. For JTAG you need an external JTAG module that typically plugs into a PC USB port. You can use the JTAG port to program LOGI-Pi if you don’t have a RasPi.
    +
    -
    What's the function of Logi_loader featured in the LOGI-Pi image?
    It’s an FPGA bitstream loader to dynamically load bitstreams from the Raspberry Pi. The LOGI loader will load the FPGA with the given bitstream file name.

    Blog Posts

    Discussions