Version 3
    Summer of FPGA
    Clock Divider Circuits & Their Timing Constraints

    FPGA Group | The Summer of FPGAs - Agenda



    Join Whitney Knitter of Knitronics for two minutes as we discuss the logic and computer science behind programming with Lattice's ICE40 tinyFPGA! Today we discuss the clock dividers and their timing constraints! This is the final part of the 2-minute FPGA.


    Supplemental Content



    Additional Parts:


    Product Name
    iCE40 FPGAiCE40 FPGA


    Summer of FPGA 2-Minute FPGAs!