Skip navigation
I have a single seven segment display with common anode. This display has following symbol: FJS-5161B. Here is brief information from datasheet for this display: I have created a kind of PMOD module which contains a single seven segment display, eight resistors with value 150 ohm for limit the LEDs current and pinout socket. Here is photo of this module: Here is information about connection between Pmod JD connector and seven segment display: V15 jd[0] -> D U12 jd[1] -> C V13 jd[2 ...
The Universal MUX Building Block  The next example in the series of generic building blocks is a multiplexer. This is a combinatorial block - if we need pipelining we can always add that separately to keep it as generic as possible - with an input port I of N elements, an UNSIGNED SEL port and an output port O, which is one of the N elements of the input port I selected by SEL. We want of course the I and SEL ports to be unconstrained arrays. The most generic solution would be one with a g ...
Introduction They may seem like an unlikely or odd couple: art and technology. Art implies the vast realm of unbridled creativity, while technology is bounded by empiricism: rules, standards and rationality. But when art and technology are interwoven, new vistas are revealed, new ideas are born, and new technologies with a distinctive twist are realized. In his Art of FPGA Design Series, Xilinx employee and designer Catalin Baetoniu breathes life into the finer points of designing with FPGAs. E ...
Have you ever wanted to integrate a Microchip PHY into the Xilinx Ecosystem, but previously had no proven reference designs available to mitigate risk factors? Recently Avnet released the Network FMC (http://avnet.me/fmc-network1 ), which is a dual Microchip Ethernet 10/100/1000 PHY Low Pin Count (LPC) FMC expansion module. I will take you through the design choices made in the development of the Network FMC expansion module and various lessons learned during this development process.   &# ...
Instantiating LUT6 Primitives Part 2  Today I will show a couple of examples where LUT6 primitive instantiations make sense. To keep things short and simple these are somewhat artificial examples but situations like these tend to show up all the time in hardware designs. Let's say we need a 48-input AND function. This can be coded very easily behaviorally, especially if we take advantage of the new VHDL-2008 features:   library IEEE; use IEEE.STD_LOGIC_1164.all;  entity WideAN ...
Instantiating LUT6 Primitives  In the previous post we have already seen how to instantiate FPGA primitives, SRL16s in that case. The role of the synthesis tool is to take HDL behavioral code and translate it into a netlist of FPGA fundamental building blocks called primitives. This is very much like the software design flow, where a C compiler takes C code and produces machine code that a processor can execute. The same way a C compiler lets you embed assembly code into your C program, th ...
The Universal DELAY Building Block Part 2, the one with the cake  In the last post I have introduced an example of a universal delay block that uses a behavioral implementation to create a reusable module that can be used to delay a signal by an arbitrary but fixed value. Both the delay size and its width are generic respectively unconstrained, which makes the design reusable. While the behavioral implementation is quite compact and elegant, the synthesis result is not always what we reall ...

Filter Blog

By date: By tag: