Skip navigation
Those of you with long memories will remember the first blog about this board: Ultra cheap and Tiny FPGA Board   I've built up a couple of boards and got them running some very simple start up software and VHDL. The good news is that there are only two small bugs on the board, neither is too grim to fix.   Other E14 members (notably jancumps ) have been Roadtesting the MAX32660 which provides one half of the good stuff on this board. My approach to coding the processor is very dif ...
This is a continuation of my on going N64 HDMI project. The last post can be found here: The N64=>HDMI Conversion Project: Part 2   I apologize for the delay in my updates. I am a full time college student and my studies always come first. I hope to get some work on my project done over the winter break.   I do have some updates however!   Since my last post I have done research on the ins and outs of analog TV signals. This lead me to the conclusion that my analysis prior t ...
The DSP48 Primitive - Instantiating the DSP48  Behavioral inference has many advantages - relatively simple and compact code, works with signed and unsigned operands of any size, hides the intricacies of the DSP48 primitive from the user. It should definitely be the first choice when coding a DSP based design if it produces the desired results in terms of device utilization and clock speed.   That's a big if, when things do not go as you want there isn't much you can do - fighting wi ...
The DSP48 Primitive - Behavioral Symmetric FIR Inference  The DSP48 primitive has an optional preadder function, which can be used to compute things like PCOUT=PCIN+(A+D)*B, which when used for implementing symmetric or anti-symmetric FIRs can reduce the number of multipliers used in half.   The following diagram shows how such a symmetric FIR is built using the case N=4, a symmetric FIR with 8 taps as an example: The forward data delay line is identical to the one for the non-sym ...

Filter Blog

By date: By tag: