Skip navigation
The Single Rate even-symmetric FIR   We have looked so far at the simplest and most generic FIR possible, the single rate non-symmetric FIR filter. But many FIR filter implementations have more particular structures and taking advantage of these can improve the filter efficiency in terms of resource utilization. The simplest possible variation is coefficient symmetry. As a matter of fact, more than half of the FIRs you will ever encounter will be symmetric in one form or another, and the g ...
The Single Rate non-symmetric FIR, direct and transpose architectures   As I mentioned earlier, the single rate non-symmetric FIR filter has two possible implementations, the direct and the transpose forms. We will now apply again the retiming and pipeline cut methods to derive the transpose architecture from the direct one and prove that the two are equivalent.   We started from the mathematical equation of the FIR and we derived from it the direct form implementation, which is the f ...
Register pushing and the pipeline cut   It should be clear by now that a direct implementation of the DSP algorithm is not good enough. Every single individual computation block, the adders and the multipliers, will require pipeline registers and there are simply none available. If we had these registers already available in the design, we could move them around to where we actually need them, a process called re-timing, or more informally, register pushing. There are several re-timing tra ...
Recently, Arty-S7 Workshop: Part 1: Learn about Xilinx FPGAs and Embedded Processing was conducted here at Element14 and I had got the giveaway of FPGA + PMOD hardware to follow up with this workshop. Winners Announced: We're Giving Away Up to 10 Arty-S7 Boards to Use in an Upcoming Xilinx Workshop!   Here, I would like to write a few things on my workshop experience, views, benefits, future ideas and what I got to experience + learn!     First of all, I am a beginner in this ...
Just to start off, not having worked within the design phase of FPGAs, let alone Xilinx, this workshop (or actually set of workshops) was like drinking from a fire hose.  But like so many “new” things we try you get out of it what you put into it.  For me these sets of workshops were very interesting and although it only scratched the surface of the FPGA design process, I learned enough to want to go deeper.   As mentioned above, the entire workshop was divided in 3 1 ...
The basic building blocks on the FPGA implementation side   The three main FPGA building blocks that are being used to implement the adders, multipliers and delays of DSP algorithms in hardware are completely different, the 6-input look up table, the flip flop and the DSP48. While there is some kind of equivalence, the apparent similarities can be deceptive. We have already seen that we cannot operate with real or complex numbers in the mathematical sense of infinite precision, we can only ...
Hi all,   In preparation for my next Vitis blog, "Learning Vitis 5 Getting started with a custom Vitis Platform" we had been wrapping our heads around Vitis and what it means for you! Taking feedback from the field and trying to consider what an end user needs, we have made additional changes to the Vitis make files since my series started.  That is one reason my 5th blog was held up!   Like with our other repositories, we like to give you a straightforward answer to your suppo ...

Filter Blog

By date: By tag: