2 of 2 people found this helpful
Are you following a certain tutorial you can reference me to?
If you go to the link I provided below and do the Developing Zynq 7000 all programmable soc hardware course we go through the use of the ILA with Zedboard. (One of the later labs)
Thanks for your answer, I will look at them.
Unfortunately the tutorial is in French and it is a special tutorial made for the lab I'am working for (I am doing a short internship),
Is there anyone else at the lab who has done the course? The answer might be closer to home!
1 of 1 people found this helpful
I asked my tutor (who did this formation some times ago), but he didn't remember having any trouble on this exercise (some of the exercises have error in the codes), and he couldn't help me becouse he too hasn't really used this platform.
I am a total beginner wit fpga, and the last few das, I've been fiddling with the ZedBoard, and following some exercices on how to program the PL.
The current exercise consist of adding a binary counter and monitoring it's output via an ILA IP (cf Schma) (I didn't change anything and just copied the block diagram
The Bitstream is generated without eror, and I can program the card, but the issue arrive when I try to look à the probe output, I get this error message int the tcl console:
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device. To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'Zynq_i/ila_0' at location 'uuid_DF5D93A22A4E59DE8D60AFA4B2F66593' from probes file, since it cannot be found on the programmed device.
Edit: I also have these two messages in the flow report
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(signal_clock)' for Zynq_ila_0_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clk_intf)' for Zynq_c_counter_binary_0_1.
Could you help me to fix this bug